





t_{SA} = dram data valid time from $\overline{SACK}$ (memory controller system acknowledge)
 $\approx 150\text{ns}$ (or less)

ADD ON CIRCUIT

